Multi-cycle pipelined CPU hardware simulation Multi-cycle pipelined CPU hardware simulation